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An analytical surface potential based universal model for the drain current voltage characteristics of 
Symmetric Double gate (DG) junctionless field effect transistors is presented. This novel universal model is 
valid for all operating regions from depletion to inversion regions of operations. The primary conduction 
mechanism is governed by the bulk current where the channel becomes fully depleted in turning it off. 
This model has been validated by using TCAD device simulating software. The comparison shows high  
accuracy of the proposed model. 
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1. INTRODUCTION 
 
In the recent years, the assets of junction less transistors 
have emerged as a promising candidature for stringent de-
mands that has been arriving due to the shrinking of device 
dimensions in accordance to Moore’s rule. Unlike conven-
tional MOSFETs, junctions less transistor do not require 
any junctions. The source, drain and channel are uniformly 
doped with homogeneous doping polarity. It exhibits many 
advantages [3]-[6], such as the simplified flexible fabrication 
process, nearly ideal sub threshold slope, high ON-OFF-
current ratio, low S/D series resistance and small drain-
induced barrier lowering. Also, the JL transistor shows 
many interesting characteristics, like conductance oscilla-
tions at low temperature [7] and high temperature behav-
iour [2]. Recently the effects of Surface Roughness and Im-
purity Scattering in Double-Gate Junctionless Transistors 
has also been studied [8]. 
To understand the underlying physics, device character-
istics and to use in circuit simulators an analytical compact 
current-voltage models are needed. An analytic model for 
DG-JLFETs has been proposed [9], in addition, a hybrid 
model has been proposed for DG-JLFETs [11]; but the hy-
brid approach may also show convergence problems [10]. To 
overcome these difficulties a model is needed which can con-
tinuously cover all operation regions. The Pao-Sah integral 
[12], which is based on Poisson’s and current continuity 
equations and using gradual channel approximation can be 
used to describe all regions of operation as it includes both 
the drift and diffusion current components. Only a few stud-
ies have been done to develop a surface-potential-based 
compact model for the JL DGFET valid in all regions, which 
is more accurate in describing the transistor behaviour and 
also to use in the compact modelling applications. 
 
2. STRUCTURE OF JL TRANSISTOR 
 
The primary conduction mechanism in a JLFET depends 
on the bulk current and not on the surface; moreover, in turn-
ing it off, the channel needs to be fully depleted. Utilizing a 
single gate, it is rather difficult to fully deplete the channel, 
and acceptable threshold voltages are also difficult to obtain 
under such a condition. Therefore, a double-gate (DG) struc-
ture is a promising candidate for JLFETs due to its good elec-
trostatic control of the channel [9]. 
 
 
 
Fig. 1 – Schematic diagram of  JLFET 
 
We assume a JL DGMOSFET with channel length L, sil-
icon thickness tSi, oxide thickness tox, and a uniform impuri-
ty concentration Nsi within the channel and S/D regions. 
The schematic diagram of a symmetric JL DGFET is shown 
in Fig. 1. 
 
3. WORKING PRINCIPLE OF JL TRANSISTOR 
 
A transversal view of a DG-JLFET with corresponding 
schematic band diagrams [1] for different gate voltages is 
depicted in Fig. 2. Both p+ polysilicon gates have the same 
work function, and the same voltage is also applied to each 
gate. The electron quasi-Fermi level of the source-drain is 
taken as a reference for the other energy levels. The work 
function difference between the gate and the channel is ap-
proximately given as Eg/2 + qvT ln(Nsi/ni), where Eg is the 
band gap of silicon, vT is the thermal voltage which is given 
as (kT/q), Nsi is the doping concentration of the channel, and 
ni is the intrinsic carrier density. When the gate voltage is 
below the threshold voltage, VTH, the channel gets fully de-
pleted and the device is in a sub-threshold state. As the gate 
voltage increases gradually and becomes equal to VTH, the 
channel gets partially depleted and so current flows through 
the centre of channel by bulk condition mechanism. When 
the gate voltage equals the flat-band voltage, a complete neu-
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tral channel takes form and current can flow through the 
entire channel [1]. At a gate voltage larger than VFB, the mo-
bile carrier (electrons in NMOS) density is increased at the 
surfaces, and the surface current conduction is governed by 
the mobile carriers that accumulate at the channel interface. 
This way, in the linear and sub threshold regions, the DG-
JLFET current mechanism is primarily composed of the bulk 
current. In contrast, electrons in conventional inversion-mode 
DGFETs are distinctively confined near the interface (surface 
inversion) in the linear region producing the surface current, 
whereas they are concentrated at the centre of the channel (vol-
ume inversion) in the sub threshold region. 
 
 
 
Fig. 2 – Schematic band diagrams for a symmetric DG-JLFET. (a) 
Fully depleted and downwardly bent channel in the sub threshold 
mode. Partially depleted and downwardly bent channel in the bulk 
current mode. (c) Flattened channel in the flat band mode. (d) Up-
wardly bent channel in the accumulation [2] 
 
4. POTENTIAL BASED MODELING OF DG JLFET 
 
To obtain an analytical expression, we assume the chan-
nel potential by a parabolic function as 
 
 20( )x x x       (1) 
 
Where ‘’ is a constant which is to be determined by 
boundary conditions and φ0 is the potential at the centre of 
the channel. The boundary conditions can be obtained as 
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Where φs1 and φs2 are the surface potential of the front 
and back gate respectively, εox is the oxide permittivity, εsi is 
the silicon permittivity and tox is the oxide thickness. Solv-
ing (1) and (2) and assuming fully symmetric case i.e. with-
out considering any form of asymmetry as discussed in 
[13, 14] the surface potential we can consider as s1  s2  s 
for which   0 and we get the value of  as 
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So putting the value of  in (1) we can get the potential 
profile once φ0 is known. 
 
4.1 Derivation of the Potential (s), (0)  
 
According to the classical Boltzmann statistics, Poisson’s 
equation in the silicon body can be written as 
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Where (x) is the channel potential and V is the electron 
quasi-Fermi potential. Now using (1), (4) and integrating it 
once from the limit – tsi/2 to + tsi/2 we get 
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Considering /t is equal to or greater than one and for 
which the error function tends to be unity which is always 
valid, except when the applied gate voltage is approximately 
equal to the flatband voltage. 
From (2) and (5) we have 
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Above equation can be solved to get the expression for 
surface potential as 
 
 
0
t
V
v
si ox tsi ox si
s g fb
ox ox
qN t v eqN t t
V V


  


     (7) 
 
Using Gauss’s law and (2) we can write the total space 
charge density Qs as 
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Thus the mobile charge density Qm can be calculated as 
 
  =  = 2 ( )m s f ox g fb s si siQ Q Q c V V qN t      (9) 
 
Where Qf  qNsitsi is the fixed charge density. 
The applied gate voltage Vg will be utilized in developing 
the surface potential s  along with the drop across the oxide 
layer ox and flatband voltages Vfb thus we can write 
 
 g fb s oxV V       
Or 
 2 / 2 /g fb si si si ox oxV V qN x qN xt     (10)
  
Thus the value of threshold voltage can be found by put-
ting / 2six t giving 
 
 2 / 8 / 2th FB si si si si si ox oxV V qN t qN t t     (11) 
 
The surface potential s and the potential at the centre 
of the channel 0 can be correlated [2] as 
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Equations (7) and (12) form a self-consistent equation 
that can be used to determine s and 0. 
 
5. POTENTIAL BASED UNIVERSAL DRAIN  
CURRENT MODEL 
 
Making use of the gradual-channel approximation and 
then integrating IDSdy from the source to the drain, we can 
express the Pao-Sah integral as 
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This gives new universal drain current model which is 
valid for all regions of operations. 
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Where s0 and sL are the values of s at V  0 and 
V  Vds respectively 
 
6. RESULTS AND DISCUSSION 
 
To confirm the proposed model, a numerical simulation 
using 2-D SILVACO has been carried out. Fig. 4 shows the 
device structure in SILVACO. The Shockley Read Hall Re-
combination model is used, which accounts for the field-
dependence and doping effect. The Fermi-Dirac carrier sta-
tistics, along with band gap narrowing models, is used in the 
simulation. Throughout the simulations, the length of the 
channel and the width of the device are equal to 1 m. In 
order to neglect the parasitic resistance effects, source and 
drain lengths are assumed to be very small. The parameters 
and values used for SILVACO simulation are kept the same 
as those which are used in analytical modelling. The value 
of mobility used in the model was extracted from the linear 
region and it comes out to be around 110 cm2/Vs for doping 
concentrations of 1  1019 cm
 – 3. 
For all the simulations the dotted lines shows the values 
obtained from Atlas device simulation whereas the solid lines 
depict the values obtained from the analytical model. 
 
 
 
Fig. 3 – Atlas model of JLFET 
 
 
 
Fig. 4 – Transfer characteristics for the proposed model of DG 
JLFET taking into consideration different values of oxide thickness, 
silicon thickness and drain voltages 
 
 
 
Fig. 5 – Output characteristics for the proposed model of DG JLFET taking into consideration different values of silicon thickness for three 
different values of gate voltages 
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Fig. 4 shows the transfer characteristics of the JL 
DGFET for different values of drain voltages, oxide 
thicknesses and silicon thicknesses. It is seen here that 
the variation is more in case of silicon thickness, fol-
lowed by oxide thickness and then gate to source volt-
ages. The simulation results is quite good in the whole 
range of the applied gate voltages, and transitions at 
the boundaries among the subthreshold, partial deple-
tion, and accumulation results are relatively smooth. 
The model (lines) shows good agreement with the 
simulation results (symbols). 
 
 
 
Fig. 6 – Variation of threshold voltage for the proposed model 
of DG JLFET taking into consideration different values of 
oxide thickness, silicon thickness and doping concentrations 
 
From Fig. 5 shows the variation of drain current 
when the gate voltage is kept constant at three values, 
it is seen that as the drain voltages increases, the JL 
DGFET is saturated as is expected. Also the variation 
in drain current is more when the silicon thickness is 
increased which shows the increase in the bulk current 
with silicon thickness. The model (lines) shows good 
agreement with the simulation results (symbols). 
Fig. 6 shows the threshold voltages obtained from 
(11) for different impurity concentrations, silicon 
thicknesses, and oxide thicknesses. We observe that 
the threshold voltage decreases with thicker oxide or 
silicon layer, as well as higher impurity concentration. 
The model (lines) shows good agreement with the simu-
lation results (symbols). 
 
7. CONCLUSION 
 
An analytical model has been developed to calculate 
the surface potential and the drain current for a sym-
metric JL DGFET. The Short-channel and quantum 
effects are not included in the developed model. The 
model is valid in all regions of operation, i.e., the sub-
threshold, linear and saturation regimes. The simula-
tion result shows improved performance of the model 
and is expected that the application of the JL DGFET 
proves promising candidate for future technology 
nodes.
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